Verilog HDL: Different types of Modelling

This post will give you an idea of different types of modelling styles in Verilog HDL or any HDL if it matters.

When we think of any digital circuit, either it is a combinational or a sequential circuit, we have three aspects in our mind. They are:-

  1. Circuit diagram or schematic,
  2. Logical Expression,
  3. and Truth table.

So, when comes to Verilog HDL or any HDL, there are three aspects of Modelling:

  1. Structural or Gate-level modelling,
  2. Dataflow modelling,
  3. Behavioral modelling.

These three modelling aspects in Verilog HDL relate to those three aspects of a digital circuit respectively. Let’s glide into the next section…

Structural/Gate-level Modelling:

The Circuit diagram of a digital circuit shows the logic gates present in it. Likewise in Structural modelling, we model a circuit by using Primitive gates, and predefined modules.

When we design a Verilog code entirely using Primitive Logic Gates, it is called “Gate Level Modelling“. This is Lowest level abstraction, and it is hard to understand the intent of the code by the human, but is easy and guaranteed for machine compiling and logical synthesis.

If we create smaller modules using Logic gates, and then we use those small modules to create a big circuit, it is called “Structural Modelling“. We connect Gates and modules using wires here.

Get detailed explanation and information of Structural Modelling in the post here:  Verilog HDL: Structural Modelling (Part-1)

Dataflow Modelling:

Dataflow modelling is completely done by the logical expression of the digital circuit. We have logical and arithmetic operators in Verilog, which we can use to create logical expressions of the digital circuit.

This is a medium level abstraction. This type of modelling along with structural modelling is Highly Recommended in ASIC design.

Behavioral Modelling:

The behavioural modelling completely depends on the truth table or behaviour of the circuit. In this modelling, we can design hardware without even knowing the components present in it, because it doesn’t care.

If we know the behaviour of the circuit, we can design it. This is the highest level abstraction. This modelling is recommended for FPGA prototyping and other Reconfigurable devices.

We will discuss each type of modelling in detail in upcoming posts…Stay Tuned.



Content Created: 07/07/2017
Content Updated: 3/08/2017

One thought on “Verilog HDL: Different types of Modelling

Add yours

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

Powered by WordPress.com.

Up ↑

%d bloggers like this: